



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/533,058	04/27/2005	Mihai Adrian Tiberiu Sanduleanu	NL02 1079 US	9258
65913	7590	07/14/2008		
NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			EXAMINER PEREZ, JAMES M	
			ART UNIT 2611	PAPER NUMBER
			NOTIFICATION DATE 07/14/2008	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/533,058	SANDULEANU, MIHAI ADRIAN TIBERIU	
	<b>Examiner</b>	<b>Art Unit</b>	
	JAMES M. PEREZ	2611	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 24 April 2008.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-9 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 8-9 is/are allowed.
- 6) ☒ Claim(s) 1-7 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 24 April 2008 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

***Detailed Action***

This Office Action is responsive to the amendments filed on 4/24/2008.

Currently, claims 1-9 are pending.

***Response to Arguments***

1. Applicant's arguments with respect to claims 1-5 have been fully considered but they are not persuasive.

2. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

3. Furthermore in the applicant's specification the phase detector of the quadricorrelator only outputs frequency error (fig. 2: FD- and FD+: page 4, lines 25-30). Therefore since the phase detection only outputs frequency error (not phase error), one of ordinary skill in the art at the time of the invention would clearly recognize that the claimed phase detector is functional equivalent to the circuit of Moser as disclosed in the Office Action below.

4. Further motivation for combining Moser and Savoj comes from KSR, wherein it would be obvious to one of ordinary skill in the art at the time of the invention to combine the known system of Moser with the known system of Savoj in order to yield

predictable results and benefits such as improved frequency synchronization of a quadrature signal.

5. Applicant's arguments with respect to claims 6 and 7 have been considered but are moot in view of the new ground(s) of rejection.

***Claim Rejections - 35 USC § 103***

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 1-2, and 5-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moser (USPN 6853696) in view of Savoj (Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems).

With regards to claim 1, Moser teaches a Phase Locked Loop (PLL) (col. 1, lines 25-30, and 40-45) comprising

a frequency detector including an unbalanced quadricorrelator, (fig. 2: col. 7, lines 7-16), comprising

a frequency detector including clocked bi-stable circuits (fig. 2: elements 26a,b: col. 7, lines 30-35) coupled to a first multiplexer and to a second multiplexer (fig. 2:

elements 28 and 32) being controlled by a signal having a same bitrate as the incoming signal (fig. 2: elements 28, 32, and DATA: col. 6, lines 12-17), and

a phase detector (fig. 2: elements 38, and 34a,b: col. 7, line 36 through col. 8, line 25) controlled by a first signal provided by the first multiplexer and by a second signal provided by the second multiplexer (elements 38, and 34a,b: col. 7, line 36 through col. 8, line 25).

Moser does not explicitly teach the use of double edge clocked bi-stable circuits and the signals output from first and second multiplexers being a pair of signals.

Savoj teaches a frequency detector which uses double edge clocked bi-stable circuits (fig. 11: section 3.2.2: two double-edge-triggered flipflops); and

the signals output from first and second multiplexers being a pair of signals (figs. 11 and 12: section 3.2.2-3.2.3: V1, V2, Vpd1 and Vpd2).

Therefore it would be obvious to one of ordinary skill in the art at time of the invention to combine quadricorrelator frequency detection circuit of Moser with double-edge flipflop and frequency detection circuit of Savoj in order to provide an improved performance in frequency detector in order to better utilize a wider range of frequencies while reducing the required size of the circuitry (Savoj: Abstract and Introduction).

With regards to claim 2, Moser in view of Savoj teach the limitations of claim 1.

Moser further teaches the frequency detector comprises a first pair of clocked bi-stable (fig. 2: elements 30a,b: col. 7, lines 36-49) circuits coupled to the first multiplexer (fig. 2: element 32), and a second pair of clocked bi-stable circuits (fig. 2: elements

Art Unit: 2611

26a,b: col. 7, lines 30-35) coupled to the second multiplexer (fig. 2: element 28), which first and second pairs are supplied by mutually quadrature phase shifted signals (fig. 2: col. 6, lines 12-49 and col. 7, lines 8-49) respectively to provide the first signal and the second signal (fig. 2: FQ1 and FQ2).

Moser does not explicitly teach the use of double edge clocked bi-stable circuits and the signals output from first and second multiplexers being a pair of signals, wherein the first pair and the second pair indicative for a phase difference between the incoming signal and mutually quadrature phase shifted signals.

Savoj teaches a frequency detector which uses double edge clocked bi-stable circuits (fig. 11: section 3.2.2: two double-edge-triggered flipflops);

the signals output from first and second multiplexers being a pair of signals (figs. 11 and 12: section 3.2.2-3.2.3: V1, V2, Vpd1 and Vpd2), wherein

the first pair and the second pair indicative for a phase difference between the incoming signal and mutually quadrature phase shifted signals (figs. 11 and 12: section 3.2.2-3.2.3: V1, V2, Vpd1 and Vpd2).

Therefore it would be obvious to one of ordinary skill in the art at time of the invention to combine quadricorrelator frequency detection circuit of Moser with double-edge flipflop and frequency detection circuit of Savoj in order to provide an improved performance in frequency detector in order to better utilize a wider range of frequencies while reducing the required size of the circuitry (Savoj: Abstract and Introduction).

With regards to claim 5, Moser in view of Savoj teaches the limitations of claim 2.

Moser further teaches a Phase Locked Loop, wherein the mutually quadrature phase shifted signals are generated by a voltage controlled oscillator (fig. 4: elements VCO, ICK and QCK).

With regards to claim 6, Moser in view of Savoj teaches the limitations of claim 5.

Moser further teaches a frequency error signal produced by the quadricorrelator is inputted to a coarse control input of the voltage controlled oscillator (fig. 1: elements 8, 14, 6 and 2: col. 2, lines 25-30: coarse frequency lock) via a first charge pump (fig. 1: element Charge Pump) coupled to a first low-pass filter (wherein a low-pass filter is a type of loop-filter) coupled to an multiplexer (fig. 1: wherein the phase and frequency error signals are added onto the line input to element 6)

8. Claims 3-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moser (USPN 6853696) in view of Savoj (Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems), further in view of Morgan (USPN 6,320,406).

With regards to claim 3, Moser in view of Savoj teach the limitations of claim 2.

Moser further teaches a Phase Locked Loop, wherein the phase detector (fig. 2: elements 38, and 34a,b: col. 7, line 36 through col. 8, line 25) comprises

a D flip-flop (fig. 2: elements 38, and 34a,b: col. 7, line 36 through col. 8, line 25) receiving the first signal (fig. 2: elements 34a,b and FQ2: col. 7, line 36 through col. 8, line 25) and being clocked by the second signal (fig. 2: elements 34a,b and FQ1: col. 7, line 36 through col. 8, line 25), the second signal being inputted to respective logic gates, such as NOT and NOR gates (fig. 2: elements 34a,b, FQ3A, 36a,b and NOT gate).

Moser does not teach all but two Limitations: Limitation 1) and the signals output from first and second multiplexers being a pair of signals; and Limitation 2) the second signal being inputted to respective gates of a first transistors pair for determining a state ON or OFF of a current through said first transistors pair.

Limitation 1)

Savoj the signals output from first and second multiplexers being a pair of signals (figs. 11 and 12: section 3.2.2-3.2.3: V1, V2, Vpd1 and Vpd2), wherein

Therefore it would be obvious to one of ordinary skill in the art at time of the invention to combine quadricorrelator frequency detection circuit of Moser with double-edge flipflop and frequency detection circuit of Savoj in order to provide an improved performance in frequency detector in order to better utilize a wider range of frequencies while reducing the required size of the circuitry (Savoj: Abstract and Introduction).

Limitation 2)

Morgan teaches that NOT gates and NOR gates are made up of transistors (fig. 11: elements 110, 1100-1101, 114, 1140-1145: col. 7, line 27 through col. 8, line 21), wherein



the NOT gate (fig. 11: elements 1100-1101) is made of a transistor pair (fig. 11: elements 1100-11: col. 7, lines 35-40); and

the input of the NOT gate is attached to the gates of the first transistor pair for determining a state ON or OFF of a current through said first transistors pair (fig. 11: elements 1100-1101: col. 7, line 27 through col. 8, line 21).

One of ordinary skill in the art would clearly recognize that using transistors to construct logic gates such as NOT and NOR gates is well known and expected in the art as taught by Morgan. Therefore it would be obvious to one of ordinary skill in the art at the time of the invention to use the NOT and NOR gates as disclosed in Morgan in the quadricorrelator of Moser in order to implement a digital quadricorrelator with more accurate determination of frequency error in the quadric and in-phase input signal.

With regards to claim 4, Moser in view of Savoj further in view of Morgan teach the limitations of claim 3.

Moser further teaches the NOT biasing the input (outputting a signal) of the NOR logic gates (fig. 2: elements NOT gate and 36a,b); and

said NOR logic gates generating an output signal indicative for a frequency error between the incoming data signal and Clock signals (fig. 2: OUT+ and OUT-: col. 7, lines 18-28).

Moser does not explicitly teach the current through the first transistor pair biases a second transistor pair, the second transistor pair receiving the first signal pair and generating an output signal.

Morgan teaches the current through the first transistor pair biases a second transistor pair, the second transistor pair receiving the first signal pair and generating an output signal.

Morgan teaches that NOT gates and NOR gates are made up of transistors (fig. 11: elements 110, 1100-1101, 114, 1140-1145: col. 7, line 27 through col. 8, line 21), wherein

the NOT gate (fig. 11: elements 1100-1101) is made of a transistor pair (fig. 11: elements 1100-11: col. 7, lines 35-40); and

the NOR gate (fig. 11: elements 114, 1140-1145) has transistor pairs (col. 7, lines 52-65: transistor pair 1140/1143 and transistor pair 1141/1142: teach pair attached to a particular input of the NOR gate).

One of ordinary skill in the art would clearly recognize that using transistors to construct logic gates such as NOT and NOR gates is well known and expected in the art as taught by Morgan. Therefore it would be obvious to one of ordinary skill in the art at the time of the invention to use the NOT gate and NOR gates as disclosed in Morgan in the quadricorrelator and logic gates disclosed by Moser in order to implement a digital quadricorrelator with more accurate determination of frequency error in the quadric and in-phase input signal.

9. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Moser (USPN 6853696) in view of Savoj (Design of Half-Rate Clock and Data Recovery

Art Unit: 2611

Circuits for Optical Communication Systems) as applied to claim 5 above, and further in view of Lee (USPN 5,734,301).

With regards to claim 7, Moser in view of Savoj teaches the limitations of claim 6.

Moser further teaches a fine control input is controlled by a signal provided by a phase detector (fig. 1: elements 4, 14, 6, and 2: col. 2, lines 25-40: phase lock condition: note that phase lock is more precise (fine) than a frequency lock (coarse)).

Moser does explicitly teach a phase detector coupled to a second charge pump coupled to second low-pass filter.

Lee teaches a phase detector (fig. 1: element 12) coupled to a second charge pump coupled (fig. 1: element 22) to second low-pass filter (element 22: wherein a low-pass filter is a type of loop filter).

Therefore it would be obvious to one of ordinary skill in the art at the time of the invention to combine the quadricorrelator of Moser with the Dual PLL of Lee in order to create an improved synchronizer unit for synchronizing with data signals encoded in the Non-return to zero (NRZI) inverted scheme.

### ***Allowable Subject Matter***

The following is a statement of reasons for the indication of allowable subject matter:

The present invention comprises Phase Locked Loop (PLL) comprising a voltage controlled oscillator (VCO) having a coarse and fine control input; a quadricorrelator generating a frequency error signal inputted to the coarse control input via first charge

Art Unit: 2611

pump and first lowpass filter, the quadricorrelator comprising: a first and second pair of double edge clocked bi-stable circuits coupled to multiplexers to generate a first and second signal pair, wherein said multiplexers are supplied mutually quadrature phase shifted signals from the VCO; the first and second signal pair indicative for phase difference between an incoming signal and mutually quadrature phase shifted signals; a phase detection circuit for receiving the first signal pair and being clock by the second signal pair attached to first transistor pair for determining a state ON or OFF of a current through said first transistor pairs; and a second phase detector generating phase error inputted to the fine control input of the voltage controlled oscillator via a second charge pump coupled to a second lowpass filter. The closest prior art Moser et al. (USPN 6,853,696) shows a similar system which also includes PLL with a frequency detector for mutually quadrature phase shifted signals. However, Moser et al. fails to disclose the quadricorrelator including double edge clocked bi-stable circuits, wherein the first and second signal pair is indicative of the phase difference between an incoming signal and mutually quadrature phase shifted signals and a second phase detector generating phase error inputted to the fine control input of the voltage controlled oscillator via a second charge pump coupled to a second lowpass filter. The distinct feature are contained in independent claim 8, therefore claims 8 and 9 are rendered allowable.

### ***Conclusion***

10. Applicant's arguments with respect to claims 1-5 have been fully considered but they are not persuasive.

Art Unit: 2611

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action in claims 6 and 7. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAMES M. PEREZ whose telephone number is (571)270-3231. The examiner can normally be reached on Monday through Friday: 9am to 5pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on 571-272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2611

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/James M Perez/

Examiner, Art Unit 2611

7/7/2008

/Shuwang Liu/

Supervisory Patent Examiner, Art Unit 2611